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Abstract- In this paper, we report the impact of the parasitic
capacitances in the modeling and analysis of advanced
floating gate (FG) non-volatile memory (NVM) devices,
especially on the coupling ratio. Due to the poor accuracy of
the existing capacitance model when compared to practice,
an approach to include the parasitic capacitances has been
established. Measurement results from two transistor (2T)
Fowler-Nordheim (FN) tunneling operated flash memory
show a good improvement in the model accuracy. The
parasitic capacitances depend very much on the floating
gate dimension, and the spacing to the neighboring elements
in the flash cell array. The growing influence of the parasitic
capacitances and the subsequent degradation of the existing
model accuracy can be expected for the cells dimensions in
future process technologies. With the accurate calculation
method for the parasitic capacitances proposed in this paper,
the cell characteristics can be more accurately modeled, and
the degradation of the cell can be accurately studied.
I. INTRODUCTION
The Non-Volatile memory (NVM) sector today occupies one
of the largest portions of semiconductor market , with
application areas like portable storage/data-transport, digital
camera/video storage , and storage medium for media players .
Technology-wise, it has become a driving force for
semiconductor technology scaling. NVM devices have also
been successfully implemented in embedded systems (like
system on chip, SOC), for application areas like e-passports ,
smart-cards, and micro-controllers. These application areas
with embedded NVM have very high requirements on reliability.
A high reliability requires a good understanding and accurate
modeling of the device right from the development phase.
This paper addresses accurate modeling of the capacitances
and coupling ratio (basic but very important parameters) in
floating-gate based NVM devices. We report that the parasitic
capacitances are becoming more and more important in
technology scaling, and that they can be easily modeled in an
accurate way. Furthermore, since the floating gate size
increasing is a technique widely used by engineers to increase
cell coupling ratios, the influence of the floating gate
dimensions in these capacitive parameters (for the same
technology node) is also studied and reported.
The calculations are applied to a 2T-FNFN-NOR device from
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a state-of-the-art technology [1], being verified with
experimental data obtained from a large amount of memory
cells, to avoid cell-to-cell variation effects . Fig. 1 shows the
schematics and transmission electron microscopy (TEM)
cross-section of such a 2T-FNFN-NOR device .
Flashi-PW
Fig. I . Top: A schematic cross section of the two-transistor cell. Control gate
(CG) and floating gate (FG) are on the right side near the drain (Dr) while the
access gate (AG) is on the left side near the source (So). Bottom: TEM
cross-section of the two-transistor cell in 90nm node.
II. MODELS
Although a 2T-FNFN-NOR device has been used as a
concrete example in our calculations, the method being
proposed is applicable to other NVM floating gate devices .
Fig. 2 shows a 3-D drawing of the cell with channel, floating
gate (FG) and access gate (AG). The control gate (CG) is not
drawn to simplify the view.
A. Simplified Capacitance Model
The 2T-FNFN-NOR uses uniform Fowler-Nordheim (FN)
tunneling through the tunneling area to program and erase the
cells. The current density through the tunnel oxide is governed
by the FN equation :
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Jox =a- E~x . (exp(-f3/ Eox)) (1)
IVox IE=K CG . (VCG - ~ + ~n) + Vjb (3)
IVoxlp =KCG '(VCG -~ +~n) (4)
where ~ is the threshold voltage of the cell, ~n is the threshold
voltage when there is no charge stored in the FG, Vjb is the flat
band voltage and KCG is the coupling ratio that denotes the
fraction of VCG which will appear across the tunnel oxide . KCG
can be obtained from the various capacitances in the cell as:
(7)
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Fig. 2. Schematic geometry of a 2T-FNFN-NOR memory cell. The stacked
CG above FG is omitted in the drawing . The bit line (BL) corresponds to the
cell 's drain. Cell's dimensions indicated in black and parasiti c capacitances in
green and blue. Capacitances labeled with the same number are symmetrical and
have the same value.
Calculating fringe capacitances without using
finite-element-methods (FEM) requires a correct formulation
for the capacitance between non-parallel plates. Fig. 3 shows a
schematic ofa capacitor with two plates with the same area w . I,
oriented with angle e in the I ' direction, and with a distance 10
from the origin (0) to the plate edge. Assuming that the electric
field lines are semi-circular and considering (6) for an
infinitesimal area section w ·dl " the capacitance between the
two plates can be obtained by solving the integral:
(5)K - C1PDCG -
C1PD + Cox
where Eox is the electric field across the oxide, and a and pare
tunneling constants. Eox is given by:
s.; = IVox I (2)
tox
where Vox is the voltage drop across the oxide and tox is its
thickness. For a certain amount of charge stored in the FG, Vox
can be expressed for program and erase operations (I Voxlp,
1VoxlE), as a function of the applied potential in the CG (VCG) , in
terms of a simple coupling ratio:
where CIPD is the inter-poly dielectric capacitance, i.e. the
capacitance between FG and CG, and Cox is the tunnel oxide
capacitance, i.e. the capacitance between FG and the channel.
These capacitances are approximately calculated using a
parallel plate capacitor model and neglecting any fringe or
parasitical capacitance, which leads to:
B. The modified model including parasitic capacitances
where e is the dielectric permittivity, eo is the empty space
permittivity, A is the plates ' area and d the distance between
them.
The approximation as described in equation (6) worked pretty
well in old technologies (down to sub-micrometer node) [3], but
became inaccurate since the technology entered the
deep-sub-micrometer era, due to the existence of many
non-negligible parasitic capacitances in the cell.
To estimate these parasitic capacitances we split the cell's
geometry in small parts that can be approached by parallel,
orthogonal, or in line configurations. Fig. 2, schematically
shows such various fringe/parasitic capacitances in a typical
2T-FNFN-NOR memory cell with a classic bar form FG.
(8)
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Fig. 3. Schematic ofa capacitor with non-parallel plates in the l' direction . This
model is used for the analytic calculation of the fringe capacitances.
Special attention needs to be paid to the permittivity of the
different dielectric materials (e) in the fringe/parasitic
capacitors.
After considering the parasitic capacitances, the coupling
ratio formula becomes:
which leads to:
(6)e-e ·AC= 0
d
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Fig. 4. Dependence ofKCG with the D and K dimensions of the FG. Top :
traditional model. Bottom : model taking into account the parasitic capacitances.
C IPD +Cjg-eg,pK CG = (9)
C IPD +Cjg-cg,p + Cox + Cfg-rrest.p
o (nm)
120 ~O
Measurements have been carried out on 2.7Mbit arrays of
devices fabricated in 90nm embedded NVM technology during
development phase, and the median results for the array
population were considered in order to avoid cell-to-cell
variation effects.
First, gate current density measurements (JG-VG) were
performed on a FG directly connected array. These
measurements prove that the measured gate current is governed
by the FN equation, with values for a and f3 in accordance to the
ones reported by Kolodny [5]. Fig. 6 shows the measured.Zj-E,
curve and the best-obtained fit with the FN equation.
In a FG cell (FG really floating), the tunneling current can be
extracted from program/erase speed measurements, i.e. the
threshold voltage change in time [1-3], if KCG and C/PD are
known.
As shown in the graph of fig. 7, a large error exists (between
the calculated and measured J G-VG curves) if KCG and CIPD are
calculated without including the parasitic capacitances. In
contrast, when taking into account the parasitic capacitances to
determine KcG, an excellent agreement can be obtained.
III. EXPERIMENTAL VALIDATION
K
(nm)
Fig. 5. Relative error introduced in KCG calculation by neglecting the parasitic
capacitances.
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compensated by the smaller increase of the parasitical
capacitance l' added to the normal increase of C/PD.
Thus, the point where KCG is maximum, is no longer for
maximum K and D but actually for maximum D and minimum
K.
Fig. 5 plots the relative error introduced by using the
simplified capacitance model. It makes clear that the error is
higher as both FG dimensions increase, which means a much
smaller KCG value than expected from the simple model.
Since increasing the FG dimensions is a common practice to
increase KcG, the previous result shows that special attention
should be paid to the parasitic capacitances when performing
this operation, in order to obtain an actually higher KCG.
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From Fig. 4 one concludes that increasing the FG height and
width will increase the coupling ratio, but only till a certain
point, after which increasing these dimensions will cause almost
no raise or even a drop on the coupling ratio. E.g . for a FG D
above 100 nm, the increase of the FG K, has almost no effect on
the coupling ratio, actually causing it to decrease specially when
K is still close to the channel width. This happens due to a big
raise of the parasitic capacitances 2 and 5 (see fig. 2) when we
start raising K, which in the case of a high FG D, is not
where Cjg.cg,p is the total parasitic capacitance between FG and
CG (represented by the blue capacitances in fig . 2), and
Cjg.resl,p is the total parasitic capacitance from FG to all the rest
nodes (represented by the green capacitances in fig . 2) .
For a classic bar-form FG cell in the 45nm technology node,
we have calculated the coupling ratio, as a function of the
floating gate width (K) and height (D), fixing the channel area
(W=60mn, L=60nm) and all the other cell 's dimensions (see fig .
2), Fig, 4 shows the calculated results with (bottom graph) and
without (top graph) taking the parasitic/fringe capacitances into
account. As shown, for the various dimensions of the FG there is
always a significant difference between the coupling ratios
obtained with and without the parasitic/fringe capacitances.
9781-4244-3912-6/09/$25 .00 ©2009 IEEE IEEE Proceedings of 16th IPFA - 2009, China
Authorized licensed use limited to: UNIVERSIDADE DO PORTO. Downloaded on January 5, 2010 at 10:27 from IEEE Xplore.  Restrictions apply. 
For this cell, the traditional capacitance model predicts
Kco=83.9%, while the model including the parasitic
capacitances predicts KCG =71.4%. Note that the gate currents in
fig. 6, fig.7 and fig. 8 where extracted from measurements on
cell structures from the same wafer to avoid issues caused by
process variations .
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IV. DISCUSSIONS
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As described above, for the 90nm technology node cell used
in our measurements, KCG can be simply about 14.9% (relative
error) lower than expected when the parasitic capacitances are
neglected. When moving the same cell for a 45nm technology,
the traditional model predicts KcG=89.1%, an absolute increase
of 5.2% (due to a strong reduction of the capacitance Cox)
compared to the 90nm technology . However, when looking to
the model including the parasitic capacitances, KcG=67.4% is
obtained, actually leading to an absolute KCG decrease of 4%
when compared to the 90nm technology. Thus, the relative error
introduced in the KCG calculation by using the simplified
capacitor model in a 45nm technology, will increase to 24.3%
and it will keep increasing as we downscale the technology.
Fig.9 shows the evolution of KCG for the same kind of cell
used in our measurements, built in different technology nodes
(downscaling the horizontal dimensions) . As we can see, the
error is higher for smaller technologies, besides it is clear that
when considering the parasitic capacitances for technologies
bellow 180nm, KCG will actually decrease as we downscale the
cell, in opposition to the prediction obtained neglecting these
parasitic capacitances.
Fig. 9. KeGevolution with technology downscaling . Values obtained for the
same cell used in our measurements, downscaling all the horizontal dimensions.
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Fig. 7. Measured gate current density and respective fit with the FN equation for
fresh cells . FN approximation obtained with and without considering the
parasitic capacitances and V",=O.806 V.
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The data shown in fig. 7 were obtained from an un-stressed
(thus fresh) cell with a classic bar form FG, considering for the
FN approximation the a and p values obtained from the JG- VG
measurement and a standard Vtn for an uncycled cell of0.806 V.
When considering a stressed cell with lOOK program/erase
cycles, the fit is still very accurate as shown in fig. 8. This fit for
the cycled cell was obtained with V,n=1.46V, which shows a v'n
degradation of 0.654 V compared to the fresh cell.
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Fig. 6. Gate current density measured with the potential directly applied to the
FG. Fitting with the FN equation obtained with a=I .23E-05 A1V2 and
,8=2.60E+lO Vim, and considering Vjb=O.992 V.
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In addition, the parasitic capacitances can affect the
performance of the cell, lowering the coupling ratio and causing
extra stress in some of the cell's components, as coupling ratios
above 70% are very important to keep the program/erase
potentials in a low value, to avoid damage on the
oxide-nitride-oxide (ONO) layer and to maximize the cell's
window. Therefore , these parasitic capacitances need to be
minimized in future technologies.
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Fig. 8. Measured gate current density and respective fit with the FN equation for
cells stressed with lOOK program/erase cycles . FN approximation obtained
taking into account the parasitic capacitances and considering V",= 1.46 V,
a=2 .5E-06 A/V2, and ,8=2.59E+10 Vim.
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Note also, that the coupling ratio and the tunneling constants a
and {3, are not symmetric for program and for erase operations.
In this paper, the Keg values as well as the JG- VG curves, are
obtained for the erase operation. Nevertheless, during the
execution of this work, the same process has been applied to the
program operation and the results are in close agreement with
the ones being published here.
V. CONCLUSIONS
When the parasitic capacitances are neglected, the simple
model proposed by Kolodny [5] can no more describe the
floating-gate cell characteristics in deep-sub-micrometer
technologies, although the physics stays the same. Extending
the usage of the Kolodny model requires an accurate calculation
of the coupling ratio by including the parasitic capacitances
Cjg-cg,p and Cjg-rest,p in the cell. This paper shows how these
parasitic capacitances can affect the KCG calculations.
We conclude that for an 180nm technology node, the parasitic
capacitances already cause a significant KCG lowering, which
becomes stronger for the current small dimension technologies.
It is also shown that, the importance of these parasitic
capacitances increase even more as we try to increase KCG by
increasing the FG size. It is therefore imperative to include them
in the KCG calculations for current and especially for future
technologies.
With the accurate calculation method for the parasitic
capacitances proposed in this paper, the cell characteristics can
be more accurately modeled, and the degradation of the cell can
be accurately studied.
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